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Abstract 
 
The operation of modern electronic devices in different fields as 
communications, signal processing, and sensor interface is critically affected 
with robust, high performance and scalable Analog-to-Digital Converter 
(ADCs), that can be considered as one of the main blocks in many systems, 
since they are mandatory to make the link between the analog outside world 
and the evermore-ubiquitous digital computer world.  The design of these 
ADCs come distinct tradeoffs between speed, power, resolution, and die area 
embodied within many data conversion architectural variations. 
 
The flash ADC structure are often the base structure for high-speed operation 
and simple architecture analog-to-digital converters (ADCs). As the input 
signal is applied to (2𝑁 − 1) comparators generating N bits as resolution of 
converter, which leads to exponentially increase of  the number of 
comparators and die area occupied when ADC resolution increase. Normally 
Flash resolution is limited to 6 - 8 bits.  
To reduce hardware complexity flash converters can be extended to multi-step 
ADCs, by using m×2n instead of 2m×n comparators for a full flash 
implementation assuming n1, n2, ..., nm are all equal to n.  Pipeline, 
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algorithmic, and SAR structures have been widely used converters medium to 
high-resolution application such as video and wideband radio, benefiting from 
their flexibility and effective trade off among power dissipation, speed and 
resolution.  
 
To correct the non-linearity errors, different types of redundancy are proposed 
in literatures for different ADCs architectures, specially pipeline and multi-
stages ADCs [1]. They having the same role of correcting and tolerate over-
range errors coming from non-idealities resulting from capacitor mismatches 
and finite Op-amp gain , by adding extra quantization levels of redundancy 
performed the input to an ADC stage while maintain the same overall 
resolution. 
 
This thesis proposed a user adjustable conventional restoring Analog to 
Digital converter circuit with Z added levels (CRZ) of redundancy [2]. The 
proposed circuit will be able to take predetermined values of Z. A fat-tree 
encoder allows flash converter to benefit from Z-additional levels to make the 
conversion of (2M-1+Z) thermometric code to (M+1) bits (number of bits per 
stage); an additional extra bit is generated each cycle to perform the additional 
levels of references Z. The extra bit will used to tolerate Multi-bit Digital to 
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Analog Converter MDAC for the second stage of conversion by applying a 
digital correction at the final binary output code. A 5-bits analog to digital 
converter will be designed and simulated using Cadence virtuoso. 
  
Index Terms: Analog-to-digital converter, Flash ADC, Multi-stage ADCs, 
redundant sign digit (RSD), Z-additional levels of redundancy, fat-tree 
encoder, and digital correction. 
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Chapter 1: Introduction 
1.1- Analog-to-Digital Converter 
Nowadays electronics equipment is the most frequently used in different 
fields such as communication, transportation, entertainment, etc. This 
evolution is led by the evolution of the integrated circuits especially at the 
level of digital signal processing.  
 
Continuous scaling of integrated circuits technology accordance with respect 
and power of digital integrated CMOS circuits. Unfortunately, it is not the 
case of analog circuits, where some performance improvement have occurred, 
nevertheless, they were not as rapid and fruitful as they were for digital 
circuits.  
 
Whereas, to earn the same benefits for analog circuits, a large number of 
blocks have to be redesigned in accordance with the new technology 
parameters. In addition, to overcome analog imperfections some innovations 
at the circuit level are always necessary. 
 
to  Moore’s law  (figure 1) lead to great advancements in cost, performance 
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Figure 1: Moore’s law1 
Hence, digital circuits are more attractive not only form economics point of 
view, but also it become more advanced and achieving higher operating 
speeds. As result, designers have always tried to migrate more circuit 
functionality from analog into the digital domain where the most of analog 
operations can be equally performed digitally.  
 
                                                 
1 (http://en.wikipedia.org/wiki/File:Transistor_Count_and_Moore%27s_Law_-_2008.svg) 
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That is supposed theoretically, all circuits should become digital circuits. 
However, most of the signals are analog by nature, meaning that in order to 
capture or produce such signals they must be in an analog form. As analog-
to-digital (ADCs) conversion and digital-to-analog (DACs) conversion 
consist of the interface between analog and digital worlds, allow the using of 
modern signal processing systems to handle a complex signal by digital 
functionalities are performed digitally, it will be always remain a need for data 
converters in both forms, analog-to-digital converters (ADCs), and digital-to-
analog converters (DACs). Generally, Analog to digital conversion (A/D) 
requires more power and circuit complexity than digital to analog conversion 
(D/A) to achieve a given speed and resolution, ADCs frequently limit 
performance in signal processing systems [3].  
 
ADC converters are extensively used in various applications as showing in 
table 1. Those applications can be divided according to speed or frequency 
and resolution as showed in Table.2.  
 
circuitry as showing in figure 2.   Therefore,   no   matter    how much 
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Figure 2: Digital Processing of Analog Signals (The Scientist and 
Engineer's Guide to Digital Signal Processing). 
 
In order to benefit from technology advance and digital systems scalability 
and integrability, it necessary to scale down also the ADCs. That is impose 
the using of pipelined or multi-stages ADCs. The reason for pipeline ADCs 
efficiency is the concurrent operation of the pipelined stages. Each stage 
processes a new sample as soon as its residue is sampled by the following 
stage, which leads to a high throughput of one sample per clock cycle. 
 
By resolving a certain number of bits per stage, the operation speed and 
resolution are decoupled from each other [4]-[5]. Non-idealities such as static 
device mismatch and dynamic timing mismatch, in different architectures of 
multi-steps analog to digital converter affect the redundancy and performance 
at the output of an instrument. That is impose the using of digital output 
correction at each cycle allows large offset error in the comparator. Hence, 
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fairly simple dynamic latch-type comparators can be employed to further 
reduce power consumption.  
Table 1: Various application analog to digital converters vs numbers of bits 
and frequency 
Application ADC specifications 
Nb of bits  Frequency  
Instruments >20b  < 1kHz 
Digital Audio 16-18b  > 44kHz 
Medical Imaging > 12b  > 5MHz 
Communication > 14b  > 65MHz 
Digital Camera > 12b  > 20MHz 
HD TV 10b  > 150MHz 
Cam coders 10b   > 15MHz 
Disk Drivers 6b  > 500MHz 
 
 
A pipeline architecture ADCs is the better choice for medium resolution 
ranging from a few Mega-simple/second (MS/s) to hundreds of MS/s, which 
have many applications, e.g. video, wireline and wireless communications. 
For such applications, pipelined ADC has great advantage compared to flash 
and sigma-delta ADCs. 
approximately 8 to 14 as showed the figure 3 , medium speed sampling 
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Figure 3: Comparison of ADC Architectures vs. Resolution and Sample rate 
(Willy Sansen). 
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Table 2:  Domains of using analog to digital converters. 
Medical imaging 
Antenna Array Position 
Portable instrumentation 
(battery) 
Positron Emission 
Tomography 
IF sampling 
Handheld oscilloscope 
MRI receivers 
CDMA2k, WCDMA, 
TD-SCDMA. Digital 
oscilloscope 
Nondestructive 
ultrasound 
IS95, CDMA-One, 
IMT2000 
Spectrum analyzers 
Ultrasound 
BS Infrastructure 
Communications 
instrumentation 
Ultrasound beam forming 
system 
AMPS, IS136, (W)-
CDMA, GSM 
Instrumentation 
X-ray imaging 
Wireless Local Loop, 
Fixed Access 
I & Q Communications 
Vsat terminal / receiver 
 
 
Direct Conversion 
Radar, Infrared Imaging 
Medical scan converters 
Digital Receiver 
Single Channel Radar, 
Sonar and Satellite 
Subsystems 
Optical networking 
Communication Subsystem 
Power-sensitive military 
applications 
Broadband access 
Wideband Carrier 
Frequency System 
Astronomy 
Broadband LAN 
Point to Point Radio 
Flat panel displays 
Communications 
(modems) 
GPS Anti-jamming 
Receiver 
Projection systems 
Powerline networking 
MMDS base station 
CCD imaging 
Home phone networking 
Wireless Local Loop 
(WLL) 
Set-Top Boxes 
DSP front-end 
 
VDSL, XDSL & HPNA 
Tape drives 
Film Scanners 
Power amplifier 
linearization 
Phased Array Receivers 
Data Acquisition 
Broadband wireless 
Secure Communications 
Bill Validation 
Quadrature radio receivers 
Digital Receivers 
Motor Control 
Cable ReversePath 
Antenna array processing 
Industrial Process Control 
Communications receivers 
Antenna array processing 
Optical Sensor 
Diversity radio receivers 
Digital Receivers 
Cable Head-End Systems 
Viterbi decoders 
Video Imaging 
Test & measurement 
equipment 
Multimedia 
WLAN 
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1.2- Motivation and Objectives  
With the outgrowth of pipelined ADCs in many consumer products, 
improving the performance of such ADCs has enticed much attention. Areas 
of improvement include linearity enhancement, and power reduction.  
 
Linearity enhancement has been an active area of research as with deeper sub-
micron technology low intrinsic gain and low supply voltages have made 
achieving very linear data converters (i.e.>10-bit linear) challenging using 
conventional pipelined ADC design techniques.  
 
Low power consumption, on the other hand, is motivated by two main 
situations, (1) for battery operated systems, low power consumption means 
prolonged battery lives, and (2) for wired systems, where many ADCs can be 
integrated on-chip in parallel, large net power consumption can generate high 
amounts of heat requiring expensive packaging for heat dissipation. Thus 
techniques to reduce power consumption in pipelined ADCs enable more cost 
effective integrated circuits for both mobile and wired systems.  
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The aim of this work is investigating solutions on architecture, system, and 
circuit levels that guarantee the redundancy of the final output of multi-stages 
ADCs.  
 
We propose to study and compare the characterization of CRZ (Conventional 
Restoring converters with Z additional levels) and RSD (Redundant Sign 
Digit) multi-stage A/D converters, by estimating the errors introduced by each 
of the internal blocks. In addition, designing and simulating a Z-configurable 
or adjustable circuit able to do conversation A/D with Z addition levels of 
redundancy.   
 
In an attempt to address these issues, this thesis specifically, focus on:  
 
i) Modulation of analog to digital based at two models, behavioural 
and circuital model, in order to improve the redundancy of MADC 
(multi-stage analog to digital converters), based on two methods of 
correction, conventional restoring with additional levels (CRZ), and 
Redundant Signed Digit (RSD).    
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ii) Development of CMOS configurable circuit able to applied 
predefined  values of Z-additional of redundancy in the same circuit 
will be a great enhancement in testing and verifying the theoretically 
results produced by modulations models. 
 
1.3- Thesis Organization 
The next chapters of this thesis will be as follows: 
Chapter 2 demonstrates the analog to digital conversion process 
fundamentals with a brief about different ADC architectures. Then 
different ADC performance metrics and error sources are mentioned. 
 
Chapter 3 presented briefly the flash converter and the multi-stages 
analog to digital converters (MDAC), then the two methods of 
redundancy CRZ and RSD.  
 
Chapter 4 introduced a behavioral model for pre-simulated the circuit 
design with different proposed sources of errors.   
 
Chapter 5 presents two different approaches for design and study the 
MDAC based in circuital model and AMS technology.  
23 
 
 
Chapter 6 shows the full custom design of chip by using cadence 
design.  
 
Chapter 7 presents the general conclusion and the future work. 
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Chapter 2: ADC Performance Metrics 
 
This chapter discussed briefly the basic procedure of analog to digital 
conversion and shortly presented the basic operations such as sampling and 
quantization. We defined also the different metrics used to characterize Static 
and dynamic performance of ADCs converters. Finally, the sources of errors 
common to the process of analog to digital conversion are presented and 
explained. 
 
2.1- Basic Conversion Process 
Converting an analog signal that is continuous in time and amplitude into a 
digital signal that is discrete in both time and amplitude is the main function 
of an ADC.  
Sampling, quantizing and binary encoding are fundamental operations of 
digital convertion, a pre-filter is a necessary to limit the input signal 
bandwidth of the ADC.  The final digital output of an N bits ADC, where N 
is the resolution of the converter, is a bit sequence ranging from the most 
significant bit bN-1(MSB) to the least significant bit b0 (LSB) can be 
represented as:    Dout =  bN−1, bN−2, ...., b1, b0 
25 
 
The equivalent analog counterpart of the digital word can be defined as: 
𝑉 ≅ 𝑉𝐹𝑆 ∗ ∑ 𝑏𝑖 . 2
𝑖
𝑁−1
𝑖=0
 
The full-scale range VFS is the maximum analog input range that can be 
quantized. An ideal N bits quantizer divides this full scale into uniform 
quantization levels. The quantization step size represents the analog 
equivalent of 1 LSB of the quantizer and is given by:  
𝑉𝐹𝑆
2𝑁
 
New challenges introduced in the integrated design created by technology 
scaling where the reduction of VFS bonded by the power supply lead to tight 
LSB step. 
 
2.2- ADC Performance Metrics 
The real input-output transfer characteristics of ADCs and DACs almost have 
a deviation from the ideal one. There are almost random and uncorrelated 
errors in the input-output of the quantization intervals as shows in the        
and no monotonic errors in DAC characteristics. These features are quantified 
figure 4 and  figure 5. The  figures show ideal  characteristics of  ADC and 
DAC figure 4.a and figure 5a.a respectively; where in figure 4.b and figure 5.b
 a  real case (non-ideal) is  presented with  a missing  code in case  of  ADC 
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by the integral nonlinearity (INL) and differential nonlinearity (DNL), two of 
the static ADC performance metrics defined below. 
 
(a)                                          (b) 
Figure 4: ADC transfer curve (a) ideal (b) real. 
 
 
 
(a)                                          (b) 
Figure 5: DAC transfer curve (a) ideal (b) real. 
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2.2.1- Basic Performance Metrics 
2.2.1.1- Accuracy  
Accuracy is defined as the total error of converting a known voltage with an 
ADC converter, including the effects of quantization error, gain error, offset 
error, and nonlinearities.  
 
 
2.2.1.2- Resolution 
 
The resolution of the converter describes the number of discrete values it can 
produce over the range of analog values. The resolution of a n-bit ADC is a 
base 2 logarithm in  function of how many parts the full scale input signal can 
be divided into. The formula to calculate resolution is 2n. Thus, high resolution 
that ADC can resolve smaller signals leads to output that is more accurate.   
 
2.2.1.3- Input Signal Swing 
 
Input signal swing indicates the allowable range of values for the input. The 
input signal swing indicates the maximum and minimum values that the input 
signal may have without driving the ADC out of range or resulting in an 
unacceptable level of distortion. 
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2.2.1.4- Conversion Speed 
 
Conversion speed, or sampling rate of ADC, indicates the rate the input signal 
is sampled per second. 
 
2.2.1.5- Power Dissipation 
 
This is the total power dissipated by an ADC under normal operation. 
Reducing power dissipation can reduce system consummation and improve 
battery life, also make it easier to keep the temperature of the ADC at a 
reasonable level. 
 
2.2.2-Static Performance Metrics 
2.2.2.1-Offset Error 
 
Offset error also known as Zero Scale Error or Zero Scale Offset Errors 
showed in  figure 6  is the difference between the first measured transition 
point and the first ideal transition point. This error can be positive or negative 
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depends on position of the first transition point with respect to ideal one, it is 
positive for higher transition than the ideal and negative for lower transition. 
 
 
Figure 6: ADC offset, full scale, and gain errors, (m1 and m2 are the slopes 
of ideal and measured function respectively). 
 
2.2.2.2- Full-Scale Error 
 
Full-scale error is the difference between the actual last transition voltage and 
the ideal last transition voltage. As figure 6 show, it measured at the last ADC 
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transition on the transfer-function curve and compared against the ideal ADC 
transfer function. 
 
2.2.2.3- Gain Error 
 
Gain Error or Adjusted Gain Error is the difference in the slope of the Actual 
and the Ideal Straight-Line Transfer Functions. The error is not measured as 
a slope but rather as the difference in the total available input range from the 
first to the last conversions between the Ideal and Adjusted Straight-Line 
Transfer Functions as presented in figure 6. It is usually expressed in LSB or 
as a percent of full-scale range (% FSR), and it can be calibrated out with 
hardware or in software.  
It is important to notice that gain and offset errors are not considered as 
linearity errors, since the ADC code transitions behavior still occur at 
uniformly spaced paces forming an ideal straight line. 
 
 
 
 
31 
 
2.2.3- Differential Non Linearity (DNL) 
 
DNL is affected by the internal design of the ADC and DAC, it resulting of 
internal capacitor mismatch, dielectric absorption and leakage, settling, as 
well as internal reference settling, and comparator performance.  
The difference between the actual input code width and that of an ideal code 
as presented in Eq.2.1 is defined as DNL. Input code width is a range of given 
input values that produces the corresponding digital output code. In general, 
the difference between the ideal 1 LSB and the actual 1 LSB step is very small. 
 
𝐷𝑁𝐿(𝑘)  =  
((𝑆𝑖+1−𝑆𝑖)−𝑉𝐿𝑆𝐵)
𝑉𝐿𝑆𝐵
                                                                      (2.1)  
Where S(i) is the ADC transfer function at a single code (i) and VLSB is the 
ADC’s LSB 
 
2.2.2.4- Integral Non Linearity (INL) 
 
Unlike DNL, INL introduced by non-idealities resulting of the limitations in 
common-mode rejection ratio (CMRR), slew rate, and settling from the signal 
chain preceding an ADC or DAC. Integral non-linearity error (INL) is the 
The DNL error is shown in the figure 6. 
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difference between the ideal code transition point and that of an actual code 
transition point. The INL representation shows the sum of the DNL errors 
horizontally and vertically measured in ADC and DAC respectively. 
 
𝐼𝑁𝐿(𝑘) = ∑ 𝐷𝑁𝐿(𝑖)𝑘−1𝑖=1                                                                            (2.2) 
 
The equation tells that the INL of code k is equal to the integration of DNL 
from code 1 to code k-1. 
If the INL specification is less than or equal ± 1/2 LSB there no missing codes 
in ADC. When the ADC is specified to have no missing codes, then this 
specification does not automatically imply an INL error smaller than or equal 
± 1/2 LSB.  
 
2.2.3- Dynamic Performance Metrics 
 
Static errors do not include any information about noise and high frequency 
effects. Static error is tested by a DC signal. Dynamic error provides 
additional information of ADC performances such as SNR, SFDR, SINAD 
and ENOB. Dynamic error is tested with a periodic waveform. 
eq.2.2. The figure  7 and figure  8   shows the INL and DNL errors, 
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Figure 7: ADC linearity errors INL & DNL. (P.G.A.  Jespers). 
 
 
 
Figure 8: DAC linearity errors INL & DNL.( P.G.A.  Jespers). 
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2.2.3.1- Signal-to-Noise Ratio (SNR) 
 
SNR ratio can be defined in terms of the power of a full-scale input signal to 
total noise power present at the output of a converter. SNR included the 
quantization noise and the circuit noise, but not the harmonics of the signal. 
As the accuracy of the comparator(s) in the ADC degrades with higher input 
slew rates tends to degrade the SNR as the frequency increases.  
The SNR can be measured by performing the fast Fourier transform (FFT) of 
the digital output yield of sinusoidal signal applied at the input of the 
converter, mathematically expressed as in equation 2.3, 2.4 and 2.5. 
 
𝑆𝑁𝑅 =  10 ∗ 𝑙𝑜𝑔 (
𝑆
𝑁
)                                                                                             (2.3) 
Where S is the signal power, and N is the total noise power. The maximum 
achievable theoretical SNR  is given by: 
 
𝑆𝑁𝑅 = 20 ∗ log(2(𝑛−1) ∗ √6)                                                                   (2.4) 
𝑆𝑁𝑅𝑚𝑎𝑥(𝑑𝐵)  =  (6.02𝑛 +  1.76)                                                           (2.5) 
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2.2.3.2- Signal-to-Noise-and-Distortion Ratio (SNDR) 
 
Signal-to-Noise And Distortion (SINAD) can also be referred to Signal-to-
Noise and Distortion Ratio (SNDR) or Signal-to-Noise Plus Distortion 
(S/N+D). A combination of SNR and THD specifications, SINAD is the ratio 
of the power of a full-scale input signal to total noise power present at the 
output of a converter including that of the harmonics. 
As it compares all undesired frequency components with the input frequency, 
it is said to be an overall measure of ADC dynamic performance. 
Mathematically, SINAD is expressed as in equation 2.3. 
 
𝑆𝐼𝑁𝐴𝐷 = 10 ∗ 𝑙𝑜𝑔(
𝑆
𝑁+𝐷
)                                                                         (2.6) 
 
Where D is the distortion power due to all harmonics in the interested band. 
 
2.3.3- Spurious Free Dynamic Range (SFDR)  
 
SFDR is defined as the strength ratio of the fundamental signal to the strongest 
spurious in the output. The spur is generally an harmonic of the input tone as 
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respect to carrier frequency amplitude) or in dBFS (with respect to ADC full-
scale range). 
𝑆𝐹𝐷𝑅 =  10 · 𝑙𝑜𝑔(
𝐴1
2
𝐴𝑠𝑝𝑢𝑟
2 )                                                                         (2.7) 
Where A1 and Aspur are the RMS values of the fundamental and spurious 
component respectively. 
 
2.2.4- Total Harmonic Distortion (THD)  
 
THD is the ratio of the RMS total of the first given number harmonic 
components to the RMS value of the output signal and relates the RMS sum 
of the amplitudes of the harmonics to the amplitude of the fundamental. It is 
usually specified up to a certain number k of harmonics. The kth order THD is 
expressed in (2.8) 
𝑇𝐻𝐷𝑘 = 10. log ∑
𝐴𝑖
𝐴1
𝑘
𝑖=2                                                                             (2.8) 
where Ai is the rms of the i
th component.  
 
showed in figure 9  In general SFDR is measured in terms of dBc (with 
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Figure 9: Spurious Free Dynamic Range. 
 
 
2.3.5- Effective Number of Bits (ENOB) 
 
ENOB known as Effective Number of Bits or Effective Bits at low signal 
frequency is another specification that helps in measuring the dynamic 
performance and the accuracy of ADC. The resolution of the ADC is usually 
specified in terms of bits that represents the analog value. It means that the 
ADC is equivalent to N bits as far as SINAD is concerned. That is, a converter 
with an ENOB of 7.0 has the same SINAD as a theoretically perfect 7-bit 
converter. Mathematically, ENOB can be calculated as shown in equation 2.9. 
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𝐸𝑁𝑂𝐵 =
 𝑆𝐼𝑁𝐴𝐷 − 1.76
6.02
                                                                                 (2.9) 
2.3.5- Effective resolution (Nfs) 
 
Will the ENOB is a measure of the signal-to-noise and distortion ratio used to 
compare actual analog-to-digital converter (ADC) performance to an ideal 
ADC extrapolating the SNR from small to full-scale signal [6]. The effective 
resolution (Nfs) measure from the SNR taking into account the loss of 
resolution due to the large signal distortions computed for a full-scale input 
 
Figure 10: ENOB versus Nfs. 
     
signal as showed in figure 10 . Nfs in general less than ENOB number. 
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2.2.4- Figure of Merit (FOM) 
 
The performance of the ADC’s can be evaluated fairly, based on the figure 
of merit, which combines the contradicting parameters in the design. The 
most common FOM used is defined as: 
 
𝐹𝑂𝑀 =
𝑃𝑜𝑤𝑒𝑟 
2𝐸𝑁𝑂𝐵×𝑓𝑠
     ( 𝑝𝐽/𝑠𝑡𝑒𝑝 )                                                                (2.8) 
 
Where fs is the sampling frequency of ADCs.  
In order to compare high resolution ADCs limited by thermal noise, a slight 
variation of equation (2.8) is proposed in equation (2.9) where the ENOB is 
multiplied by 2 to account for the fact that due to thermal noise limitations, to 
achieve twice the resolution × 4 the power is required. 
 
𝐹𝑂𝑀 =
𝑃𝑜𝑤𝑒𝑟 
22×𝐸𝑁𝑂𝐵×𝑓𝑠
         ( 𝑝𝐽/𝑠𝑡𝑒𝑝 )                                                          (2.9) 
 
In general similar FOMs can be achieved with different ADC topologies, 
however it is noted that ADCs with lower resolutions tend to be able to 
achieve better FOMs using equation (2.8). 
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2.3- Conclusion  
In this chapter, basic A/D and D/A conversions definitions and concepts are 
explained showing a comparison of the real transfer curve of ADC and DAC. 
The Basic static and dynamic ADC performance metrics have been identified. 
Finally a figure of merit is presented to evaluate different performance of 
ADCs.  
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Chapter 3: Multistage Analog to Digital Converter 
3.1- Introduction 
Since the existence of digital signal processing, ADCs have been playing a 
very important role to interface analog and digital worlds as we introduced 
before. They perform the digitization of analog signals at a fixed time period, 
which is generally specified by the application. The A/D conversion process 
involves sampling the applied analog input signal and quantizing it to its 
digital representation by comparing it to reference voltages before further 
signal processing in subsequent digital systems. Depending on how these 
functions are combined, different ADC architectures can be implemented with 
different requirements on each function. To implement power-optimized 
ADC functions, it is important to understand the performance limitations of 
each function before discussing system issues. 
 
Many architectures of A/D converters are proposed in the literature, each with 
their own set of characteristics and capabilities to be used in different 
applications. 
Multi-stage or mutli-steps analog-to-digital converters are the dominant 
choice of cyclic converters in applications that require both mid speed and 
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high accuracy, such as video and wideband radio, making compromise 
between minimizing the die area of the chip and power consumption.  
Non-idealities such as static device mismatch and dynamic timing mismatch, 
in different architectures of multi-steps analog to digital converter affect the 
redundancy and performance at the output of an instrument. 
 
In this Chapter, we would like to introduce the structure and basic operation 
of flash converter and multi-stage ADC.  In addition, the different common 
errors source that affect the conversion process.  
 
After we understand the basic ideas of the pipeline ADC, in the second part 
of this chapter, we will discuss the redundant sign digit (RSD) and the 
conventional restoring with Z additional levels of redundancy (CRZ) 
redundancy methodologies lead to an accurate A/D conversion process.  
 
3.2- Flash ADC 
Flash ADCs know also as Direct-Conversion or parallel ADCs is the fastest 
converter topology available today. However, the main drawbacks of the 
conventional flash is the number of necessary hardware requirement to 
complete the A/D conversion procedure, it increases exponentially as the 
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number of bits increase because a bank of comparators also the linear voltage 
ladder which is used to compare the input voltage with consecutive reference 
voltages [7]. The reference ladder is generally made from resistors. The 
number of comparators required for N bit ADC is (2𝑁  − 1). The typical 
             
 
Figure 11: the generic flash A to D converter. 
 
For example, a 10-bit flash ADC requires 1023 comparators, occupying a very 
large chip area and dissipating large amounts of power. Moreover, each 
schematic for flash converter is show in figure 11.        
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comparator must have an offset voltage smaller than (
1
210
) ∗ 𝑉𝐹𝑆, which is 
extremely difficult to implement. Typically, flash ADC do not exceed 8 bits 
of resolution. 
3.3- Multi-stage analog to digital converter  
To reduce hardware complexity, power dissipation and die area, and to 
increase the resolution but to maintain high conversion rates, flash converters 
can be extended to a multi-step analog to digital architecture also called 
algorithmic (cyclic) converter. 
Conceptually, these types of converters, as the name indicates, quantizes the 
input sample in an algorithmic or repetitive manner. Its principle of operation 
consist of sampling and quantized of the input, then generating an amplified 
residue, and then the quantization and residue amplification process is 
repeated by subsequent stages reutilizing the same physical space or area . 
Using a 𝑚 × 2𝑛 instead of 2𝑚×𝑛 comparators for a full flash implementation 
assuming n1, n2, ..., nm are all equal to n.  
However, the conversion in multi-step ADC does not occur instantaneously 
like a flash ADC, Here 𝑴 =  𝑵/𝑪 bits are produced each time a new cycle is 
launched, starting from the MSB until the LSB, N being the resolution of the 
converter and C the number of cycles needed to produce the whole 
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conversion. The input has to be held constant until the sub-quantizer finishes 
its conversion. Therefore, a sample-and-hold circuit is required to improve the 
performance. The conversion process is splited into two steps as shown in 
figure 12.  
 
Figure 12: Architecture of multi-step converters. 
 
The first ADC flash converter performs a coarse conversion generating  
(2𝑀 − 1 ) thermometric code word (D) produced simultaneously as the output 
of Flash ADC that correspond to the sampled input signal. A parallel DAC 
converter is used to convert the digital output word  𝐷 =  [𝑏1 · · ·  𝑏2𝑀−1] of 
the ADC converter back into the analog domain working as weighted adders, 
the weights are the unit elements (ue), whose amplitude equal to 𝑉𝐿𝑆𝐵  is set by 
the resolution of the converter, as summarized by the following relation: 
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𝑉 = ∑ 𝑏𝑖 . 𝑢𝑒
2𝑀−1
𝑖=1
 
 
The output of the DAC is then subtracted from the analog input. The resulting 
signal, called the residue R (R1 is the input signal), is amplified and fed into a 
second cycle of  ADC which takes over the fine conversion to full resolution 
of the converter. The amplification between the two stages is not strictly 
necessary but is carried out nevertheless in most of the cases. With the help 
of this amplifying stage, the second ADC can work with the same signal levels 
as the first one, and therefore has the same accuracy requirements.  
 
The thermometric-coded inputs delivered by the flash A to D converter is 
converted to an equivalent M-bit binary-coded word through digital encoder. 
The resultant N-bit code word is reconstructed concatenating the M-bit code 
words delivered at each cycle applying a digital correction at the binary digital 
output yield.   
3.4- Error Sources in Multi-Step A/D Converter 
Although the considerable amount of digital logic used in Multi-step ADC 
most of its signal-processing functions still executed in the analog domain. 
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Therefore, the conversion process is susceptible to analog circuit and device 
impairments. Besides timing errors, the primary error sources present in a 
multi-step A/D converter [1, 2]:  
 Transition position errors, which originated at the A to D conversion. 
 Transition magnitude errors, from the D to A parallel converter 
offset. 
 The gain error group includes all the errors in the amplifying circuit, 
including technology variations and finite gain  
 Offset of the operational amplifier.  
The error in transition and magnitude positions is supposed to be a standard 
deviation (𝜎) of normal distribution with zero mean value (𝜇).  Figure 13 
represent the transition positions for analog to digital converter, where the real 
transition positions in red differ the ideal value in blue, overlapping between 
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adjacent thresholds is avoided , and hence missing codes, one must assure 
that:      𝑉𝑙𝑠𝑏 ≥ 6 ∗ 𝜎 .  
3.5- Redundancy and Digital Correction  
 
To achieving a great tolerance to component non-idealities caused over range 
error in multi-step ADCs, redundancy is introduced by the act of performing 
the input stages of ADC by an extra quantization levels [8], making the sum 
of the individual stage resolutions greater than the total resolution. 
 
 
Figure 13: transition positions for ADC 
 
 
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
Analog output 
D
ig
it
a
l 
o
u
t
p
u
t
 
 
 
                         normal distrubition
                         
                          ideal steps 
                          Real steps 
49 
 
Digital-correction algorithms are applied at the digital output to eliminate the 
redundancy correcting the digital yield and maintaining the same overall ADC 
resolution [9]. Applying digital correction are based on either increasing the 
input range of the next stage and using extra comparators or using the partial 
codes in the next stages to correct the code of the present stage.  
 
With digital correction, the effects of offset, gain and coarse A/D converter 
nonlinearity are reduced or eliminated; therefore, the D/A converter 
nonlinearity and residue amplifier gain and offset errors limit the performance 
of multi-step converters. 
 
Different redundancy are proposed in literature [1], in this thesis we will 
discuss and compere the CRZ and RSD.  
 
3.5.1- The CR converters with Z additional levels (CRZ) 
 
The Conventional Restoring converters with Z additional levels (CRZ) 
consisting of converter obtained from the conventional CR adding Z 
additional levels, in order to reduce the sensitivity against transition position 
errors by automatic correction that occurs while cycling. The concept of this 
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converter explained by Robertson plot, a graphical tool that illustrates the way 
residue calculation perform used to interprets the cyclic algorithm [2]. The 
algorithm to calculate Ri’s remainders or residues: 
𝑅𝑖+1 = 2
𝑖 . {𝑅1 − ∑  (𝑏𝑗 . 2
−𝑗). 𝑉𝑟𝑒𝑓}         
𝑖
𝑗=1                                                 (3.1) 
With bj = - 1 or 1, and R1= Vin  
lim
𝑖→∞
∑ (𝑏𝑗 . 2
−𝑖)𝑖𝑗=1 =
𝑉𝑖𝑛
𝑉𝑟𝑒𝑓
. 
𝑅1  =  2
2 ∗ (𝑉𝑖𝑛 –  3 ∗
1
22
) 
 
convert Vin= +0.57. The first step, the input signal is reported along the Y-
direction until it reaches the line    D = (1 1 1); the    point     of        intersection     
implements     the      first     remainder R1 giving the input for the second step 
which must be now reported along the X-direction until it reaches the line D 
= (-1 -1 -1). The procedure repeated in this way until the least significant bits 
are produce. 
In real, errors will be affect the conversion in each cycle and the correctness 
of the conversion process, because residues will be not necessary stay inside 
Due to this error, the signature departs progressively from the ideal as the 
An example of ideal 3-steps is presented in figure 14,  6 bits converter to 
the region bounded by the dashed square. Figure  15 showing for Vin but 5%. 
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cycle count increases: error on transition position the trajectory leaves the 
conversion region and the converter saturates after R1.  
 
 
Figure 14: Robertson plots of a 6-bit, 3-cycles conventional CR converter 
ideal case. 
 
 
Figure 15: Robertson plots of a 6-bit, 3-cycles conventional CR converter 
real case. 
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To reduce of the sensitivity of the converter some additional levels are 
introduce and that allowed defining a larger convergence region in order to 
additional level are introduce to the previous case called Z levels. Owing to 
the dynamic range of residues, which is bound in practice by the power 
supply, it is necessary to consider a scale factor K (eq. 3.2) that multiplies 
both the reference scale of the flash converter and the unit elements of the D 
 
𝐾 =
2𝑀−1
2𝑀−1+𝑍
                                                                                                ( 3.2) 
 
Figure 16: Robertson plots of 6-bit, 3-cycles conventional CR with two 
additional level (Z=2) converter ideal case. 
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improve  the  redundancy  of  converter. In figure 16 and figure  17 a two 
to A parallel converter as showed in figure 18:  
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Figure 17: Robertson plots of 6-bit, 3-cycles conventional CR with two 
additional level (Z=2) converter real case. 
 
 
Figure 18: In order to keep the dynamic range within the power supply scale 
compression is required. 
 
It is important to notice that CRZ converters with an odd or an even number 
of additional levels show different response to transition magnitude errors.  
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3.5.2- RSD algorithm 
 
The RSD (Redundant Signed Digit) used with new architecture by [2] as 
ADC, and to facilitate high-resolution conversion without having to use 
accurate voltage comparators. 
  
Figure 19: RSD cyclic conversion algorithm. 
 
The analog input is compared simultaneously with two thresholds (P and Q) 
selection signal is now also allowed to be equal to 0, and the decision rule 
changes following the Robertson diagram represent in figure 4. 
showed in figure 19,  to overcome the offset errors in the conventional Cyclic
 
as showed in figure  20 , and a single RSD digit is produced [9]-[15], the 
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Figure 20: Residue Plot of a 1.5-bit/stage Architecture. 
  
 
3.7- Relation between RSD and CRZ  
While the number of comparators needed, in case of CRZ, to detect the 
position of the input signal are (2𝑀 − 1 + 𝑍) comparators respect to the 
thresholds defined by resistors of the (2𝑀 − 1) reference divider. The RSD 
mythology produce a double threshold concept underlying the redundant 
single-bit converter as explain before, that mean a   2 ∗  ( 2𝑀 − 1 ) 
comparators are needed to detect the position of the analog input with respect 
to the thresholds defined by         (2𝑀 − 1)  resistors of the reference divider. 
For Z = 2M -1 the CRZ and RSD flash reference are identical meaning that the 
impact of transition position errors is the same for both converters, because 
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the transition positions and the number of comparators and resistors of the 
reference divider are the same. However, because of the different coding 
algorithms, the D to A parallel converters differ. In particular, since the input 
signal is compared simultaneously with two thresholds to produce a single 
RSD digit, the output thermometric code from the RSD converter requires half 
the digits of the equivalent CRZ converter. As a result, the number and the 
magnitude of unit elements required by the D to A parallel converter is 
different. Table 1 compares the characteristics of the two converters in terms 
of the number of components [with K defined by (3.2)]. 
Table 3: comparison between CRZ and RSD 
 
 
 
 
 
 
 
 
 
 Comparators Resistors ue (h) ue size 
CRZ (2𝑀 − 1 + 𝑍) (2𝑀 + 𝑍) (2𝑀 − 1 + 𝑍) 1
2𝑀
× 𝐾 
RSD  2 ∗  ( 2𝑀 − 1 )   ( 2𝑀+1 − 1 )  ( 2𝑀 − 1 ) 1
2𝑀
 
57 
 
Chapter 4: Behavioral Model  
4.1- Introduction   
Due to the increasing complexity of circuits and systems the using a 
behavioural models suitable for both CRZ and RSD converters,  helps in 
achieving the target, and it is useful to understand how a real converter 
behaves when non-idealities such transition position and transition magnitude 
errors appears without considering circuit design aspects. Behavioural 
simulators work much faster than the transistor level counter parts thus 
permitting to explore all the regions of operation. The proposal Behavioural 
Simulator of multi-stage analog to digital converter consists of three main 
parts: input data consist of input signal, the parameters, and voltage references 
and OpAmp gain, the simulation blocks that contain analog to digital flash 
converter and parallel digital to analog converter, finally the output consist of 
database SNR as showed in figure 20. Where each block is modulated by a 
corresponding matlab function. The bold lines indicated a digital output. 
For two cycles analog to digital converter, the input signal Vin, read from a 
data base containing the sampled pure sine wave, is applied to the flash 
converter (1). The flash references are introduced the impairments on 
transition positions of A/D by means of the parameter σcomp included in flash 
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reference, which portrays the standard deviation of a standard distribution 
with zero mean value. The thermometric code delivered by the flash converter 
is temporarily stored in a register (coarse conversion) before being sent to a 
parallel D/A converter.  
The impairments on the D/A conversion are introduced through unit element 
by the parameter σue: unit elements differ from the ideal value by an error 
which is described also by means of a standard distribution with zero mean 
value and standard deviation σue. The residue, computed as the difference 
between the input signal Vin and the analog counterpart of the coarse 
conversion, is amplified before being recycled for the fine conversion (2).  
Finally, the gain error of the amplifier is set by the parameter relGain. 
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Figure 21: Behavioural model of multi-step analog to digital converter. 
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4.2- Effect of Different Sources of Errors  
4.2.1- Effect of transition Position Errors  
 
The results of the analysis concerning the impact of transition position errors 
above 10-bit whichever Z and 𝜎𝑐𝑜𝑚𝑝, the 𝑁𝑓𝑠 drops dramatically when few 
additional levels are considered. The dashed black lines on both curves 
portray the locus of larger  𝜎𝑐𝑜𝑚𝑝 lead to references overlapping, and errors 
cannot be corrected anymore. 
The spectral signatures for several CRZ converters with respect to different 
𝒄𝒐𝒎𝒑, 𝝈𝒄𝒐𝒎𝒑=0.003 and 𝝈𝒄𝒐𝒎𝒑
transition position errors drops at the output response with larger Z as derived 
from the analysis of the SNR loci, thanks to the automatic correction occurring 
in the fine conversion. Notice that transition position errors do not introduce 
any spurious frequency in the output spectra. 
on CRZ converters  are presented in the figure  22. While the ENOB remains 
=0.01 in figure  23. The impact of values of 𝝈
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Figure 22: Impact of transition position errors on CRZ converters. 
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Figure 23: Spectral signatures of several CRZ converters in presence of 
transition position errors σ_comp=0.003 and σ_comp=0.01 respectively. 
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4.2.2- Effect of transition magnitude errors 
The CRZ converters are less sensitive with odd Zs magnitude errors when 
small input signals are considered; as result, the ENOB is not affected by 
number of additional levels, and for 𝑍 = 2𝑀 −  1 the accuracy of the 
converter is one-bit larger. The impact of transition position errors becomes 
visible for larger input-signals, as shown by the 𝑁𝑓𝑠, which drops for larger 
𝜎𝑢𝑒. As for transition position errors, again, the dashed lines portray the locus 
of 𝜎ue, where larger 𝜎ue lead to non-monotonicity errors. 
The FFT test shows that transition magnitude errors add some spurious 
frequencies, which are well above the noise floor in the spectra of the 
𝜎ue = 0.003 and 𝜎ue = 0.01. Notice that transition position errors do not 
introduce any spurious frequency in the output spectra 
 
4.2.3- Effect of the Gain Error 
 
 The effect of gain error will affect the response of multi-step analog to digital 
converter if few bits are produced each cycle, as showed the simulation in 
transition magnitude errors. Again,  as figure  24  the ENOB grows with the 
considered CRZ converters. In figure  25 are reported two cases with               
figure  26  with same additional level Z but with at two different levels of real 
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gain = 1.01 and 1.1 the Nfs is case of 1.01 is highest by 1.7 bits approximately 
than 1.1.  
In addition, the number of cycle increase the accuracy of the gain factor that 
it is affected the fine part of conversation.  
The FFT test shows that gain errors does not affect at the spectra at the output 
of the converter, figure 27.  
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Figure 24: Impact of transition magnitude errors on CRZ converters. 
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Figure 25:  Impact of transition magnitude errors on CRZ converters for 
σ_ue = 0.003 and    σ_ue = 0.01 respectively. 
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Figure 26: Impact of real gain errors on CRZ converters relgain = 1.01 and 
relgain = 1.1. 
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Figure 27: Impact of the interstage gain error on several CRZ converters. 
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4.3- Comparison between RSD and CRZZ=31 converters 
As result, the RSD present the same performance as CRZ especially at the 
levels of A/D where ENOB and Nfs are equals in the two converter as 
different situation in D/A converter where the ENOB still the same the Nfs of 
RSD drop more than CRZ 31 with the increasing of sigma ue (σue) as presented 
if the number of weight are smallest because in this case RSD used less weight 
adder to do the same conversion with compere to CRZ. 
 
presented in figure  28,  which have been inspect from previous. However, a 
in figure  29.  Since the D to A act as weight adder, the error will be more clear 
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Figure 28:  ENOB and Nfs with standard versus transition position errors. 
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Figure 29: ENOB and Nfs in presence of transition magnitude Errors. 
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Chapter 5: Circuital Model and Design for Adjustable 
Configuration combing CRZ converter  
5.1- Introduction: Circuit design for CRZ-converter 
The Circuit design of multi-stages A/D conventional restoring converter with 
Z additional levels CRZ is applied by configured the circuit in order to 
simulate with the same chip different additional levels of Z taking in account 
the variation of the levels in the second one.   
 
Figure 30: Circuital model. 
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the two methodologies and controlling the numbers of Z depending on power 
limitations and the accuracy of the analog to digital converter.  
The behavioural model previous introduced will slightly change, in order to 
sizing the passive components with real parameters and the non-idealities 
related to devices mismatch , according to matching impairments, and named 
𝜎(∆𝑃)  =  
𝐴𝑃
√𝑊.𝐿 
 ,which describes a specific class of errors (transition position, 
transition magnitude or gain error), where, 𝜎(∆𝑃) represents the standard 
deviation of the electrical parameter P, AP is the process-dependent matching 
parameter describing the area dependence, and W and L are the width and the 
length of the device. 
 
We derive from it the size of the passive component needed to comply the 
required accuracy for 10 bits two cycles analog to digital converter, by using 
the technological parameter from the AMS technology for the 0.35 CMOS 
process. 
 
The results obtained from different converters are compared, as done for the 
behavioral model, in the [σ, Z] plane using as figures of merit both the ENOB 
The new configuration as showed figure  30,  user has the free choice between 
here after Circuital model in   figure  31.   The   standard       deviation             
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and the Nfs. The area needed by passive components to meet the required 
accuracy is also used to evaluate the impact in terms of area of mismatch 
issues on the considered converters. 
 
Figure 31:  Circuital model of multi-step analog to digital converter. 
 
5.2- Circuit design for CRZ converter   
5.2.1- A to D flash converter (flash references) 
 
manipulate the adjustable circuit configuration, where in the conventional 
An adjustable configuration of flash A/D converter figure  32  is proposed to 
75 
 
flash converter consist of  2𝑁 resistances to generated N bits, Z-resistances is 
added to resistances chain of CRZ to generate (2𝑁–  1 + 𝑍 ) references levels.  
 
The magnitude of peripheral resistors in the resistors chain is modified by X 
factor as will be represent in  (5.3) depending on the number of additional 
levels Z, in order to control the VLSB in the new configured circuit equation 
Where the 𝑽𝑳𝑺𝑩  =
𝑽𝒓𝒆𝒇
𝟐𝑴
  in the conventional circuit of flash converter, 
the 𝑽𝑳𝑺𝑩 in the proposed circuit is equal to 
 𝑽𝑳𝑺𝑩
′ =
𝑉𝑟𝑒𝑓
2𝑀−2+2𝑋+𝑍
=
𝑽𝒓𝒆𝒇
𝟐𝑴
∗ 𝑲                                                                                         (5.1) 
 K is scaling factor defined to bounding the dynamic range of residues by 
power supply           
 𝑲 =
2𝑀−1
2𝑀−1+𝑍
                                                                                               (5.2) 
 As result 
  𝑿 = 𝟏 +
𝒁
𝟐(𝟐𝑴−𝟏)
                                                                                     (5.3)  
The resistors must have the same magnitude in the circuit design that propose 
to switches control a parallel chain of resistors to achieve the theoretical value 
of peripheral resistors with an error in the real equivalent one less than sigma 
R mismatch parameter given by AMS technology, also the chain series 
resistors adapted with a different values of Z. The number of serial resistors 
(5.1). Figure 33 show the variation of X and VLSB in function of Z. 
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also controlled with a second series of switches, the two series are modified 
automatically with the user choice.     
 
Figure 32: Adjustable configuration of flash A/D converter. 
 
Figure 33: Variation of X and Vlsb in function of the additional levels Z. 
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Typically, comparators are implemented by means of the Track & Latch stage, 
whose off-set is fixed by the ratio W/L of the input differential pair of the 
preamplifier stage: the larger the aspect ratio the smaller the off-set. The use 
of flash converters is limited by the large input capacitance due to the high 
number of comparators put in parallel in order to simultaneously compare the 
input voltage with the references. If a large accuracy is required this input 
capacitance becomes very large, with a strong impact on the power 
consumption of the amplifier stage used to achieve the 2M gain factor. To 
avoid the use of large devices, and hence all the related issues, AC coupling 
was preferred to DC coupling. 
 
phases are needed to perform comparisons: during the first phase (F1 high) 
the off-set of the input differential pair is sampled and held to be canceled 
during the comparison that take place in the second phase (F2 high). The 
insensitivity against the off-set of the preamplifier stage allows to use smaller 
devices without affecting the output response of the converter, with a 
significant saving of area (and power of the amplifier stage). 
In order to investigate the impact of non-idealities, we defined a model where 
the mismatch of capacitors C as well as the impairments of the switches are 
In figure 34 is reported the scheme of an AC coupled comparator [18]. Two 
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taken into account. During the first phase, (F1) the charges stored in the node 
X: 
𝑄𝑋
(1)
= (𝑉𝑜𝑢𝑡 − 𝑆𝑖). 𝐶 + 𝑉𝑜𝑢𝑡 . 𝐶𝑝 + 𝜀                                                          (5.4) 
 
Cp being the parasitic capacitances seen at the input nodes of the OpAmp. 
Because of the non-idealities of the switches, phase 1 results in an error                
𝜀 =  𝜀𝑐𝑘 +  𝜀𝑐𝑖  which is given by the contribution of the clock feed-through 
and of the charge injection.  
 
 
Figure 34: A single ended comparator with offset cancellation with Track 
&latch circuit. 
𝐶𝑜𝑣 represents the gate-source/gate-drain overlap capacitance per channel 
width (Ws) and 𝛽 =  𝜇𝐶𝑜𝑥.  
During the second phase, the charge in the node X is: 
𝑄𝑋
(2)
= (𝑉𝑥 − 𝑉𝑖𝑛). C + 𝑉𝑥. 𝐶𝑝                                                                     (5.5)   
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Since charges cannot change between phase F1 and F2, one has 
𝑄𝑋
(1)
= 𝑄𝑋
(2)
                                                                                                (5.3) 
From the previous two equations, we can derive the voltages at the input nodes 
of the OpAmp at the end of the second phase: 
 
𝑉𝑋 = (𝑉𝑖𝑛 − 𝑆𝑖).
𝐶
𝐶+𝐶𝑝
−
𝑉𝑜𝑠
2
+ 𝜀.
1
𝐶+𝐶𝑝
                                                         (5.6) 
 
Notice that the use of minimum size transistors for the input differential pair 
of the preamplifier stage also reduces the impact of the parasitic capacitor 𝐶𝑝. 
From the model emerges that three sources of error are at the origin of 
transition position errors: 
 Mismatch of the resistors of the reference divider. 
 Mismatch of capacitors C. 
 Switches non-idealities (clock feed-through and charge injection). 
5.2.2- Thermometric to binary encoder 
Thermometer to binary code converter is one of the main design issues of 
ADC especially for flash ADC encoder.  The followings equations gives the 
relation between the thermometric code and the binary code for 6-bit encoder. 
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The idea is to create an additional bit to benefits from the Z additional levels 
in redundancy of the converter to generated 5 bits in this case.    
 
𝐁𝟓 =  𝐈𝟑𝟏 
 
𝐁𝟒 =  𝐈𝟏𝟓. 𝐈𝟑𝟏̅̅ ̅̅ + 𝐈𝟒𝟕 
 
𝐁𝟑 =  𝐈𝟕. 𝐈𝟏𝟓̅̅ ̅̅ + 𝐈𝟐𝟑. 𝐈𝟑𝟏̅̅ ̅̅ + 𝐈𝟑𝟗. 𝐈𝟒𝟕̅̅ ̅̅ + 𝐈𝟓𝟓 
 
𝐁𝟐 =  𝐈𝟑. 𝐈?̅? + 𝐈𝟏𝟏. 𝐈𝟏𝟓̅̅ ̅̅ + 𝐈𝟏𝟗. 𝐈𝟐𝟑̅̅ ̅̅ + 𝐈𝟐𝟕. 𝐈𝟑𝟏̅̅ ̅̅ + 𝐈𝟑𝟓. 𝐈𝟑𝟗̅̅ ̅̅ + 𝐈𝟒𝟑. 𝐈𝟒𝟕̅̅ ̅̅ + 𝐈𝟓𝟏. 𝐈𝟓𝟓̅̅ ̅̅
+ 𝐈𝟓𝟗 
 
𝐁𝟏 =  𝐈𝟏. 𝐈?̅? + 𝐈𝟓. 𝐈?̅? + 𝐈𝟗. 𝐈𝟏𝟏̅̅ ̅̅ + 𝐈𝟏𝟑. 𝐈𝟏𝟓̅̅ ̅̅ + 𝐈𝟏𝟕. 𝐈𝟏𝟗̅̅ ̅̅ + 𝐈𝟐𝟏. 𝐈𝟐𝟑̅̅ ̅̅ + 𝐈𝟐𝟓. 𝐈𝟐𝟕̅̅ ̅̅ +
𝐈𝟐𝟗. 𝐈𝟑𝟏̅̅ ̅̅ + 𝐈𝟑𝟑. 𝐈𝟑𝟓̅̅ ̅̅ + 𝐈𝟑𝟕. 𝐈𝟑𝟗̅̅ ̅̅ + 𝐈𝟒𝟏. 𝐈𝟒𝟑̅̅ ̅̅ +  𝐈𝟒𝟓. 𝐈𝟒𝟕̅̅ ̅̅ + 𝐈𝟒𝟗. 𝐈𝟓𝟏̅̅ ̅̅ + 𝐈𝟓𝟑. 𝐈𝟓𝟓̅̅ ̅̅ +
𝐈𝟓𝟕. 𝐈𝟓𝟗̅̅ ̅̅ + 𝐈𝟔𝟏  
 
𝐁𝟎 =  𝐈𝟎. 𝐈?̅? + 𝐈𝟐. 𝐈?̅? + 𝐈𝟒. 𝐈?̅? + 𝐈𝟔. 𝐈?̅? + 𝐈𝟖. 𝐈?̅? + 𝐈𝟏𝟎. 𝐈𝟏𝟏̅̅ ̅̅ + 𝐈𝟏𝟐. 𝐈𝟏𝟑̅̅ ̅̅ + 𝐈𝟏𝟒. 𝐈𝟏𝟓̅̅ ̅̅ +
𝐈𝟏𝟔. 𝐈𝟏𝟕̅̅ ̅̅ + 𝐈𝟏𝟖. 𝐈𝟏𝟗̅̅ ̅̅ + 𝐈𝟐𝟎. 𝐈𝟐𝟏̅̅ ̅̅ + 𝐈𝟐𝟐. 𝐈𝟐𝟑̅̅ ̅̅ + 𝐈𝟐𝟒. 𝐈𝟐𝟓̅̅ ̅̅ + 𝐈𝟐𝟔. 𝐈𝟐𝟕̅̅ ̅̅ + 𝐈𝟐𝟖. 𝐈𝟐𝟗̅̅ ̅̅ +
𝐈𝟑𝟎. 𝐈𝟑𝟏̅̅ ̅̅ + 𝐈𝟑𝟐. 𝐈𝟑𝟑̅̅ ̅̅ + 𝐈𝟑𝟒. 𝐈𝟑𝟓̅̅ ̅̅ + 𝐈𝟑𝟔. 𝐈𝟑𝟕̅̅ ̅̅ + 𝐈𝟑𝟖. 𝐈𝟑𝟗̅̅ ̅̅ + 𝐈𝟒𝟎. 𝐈𝟒𝟏̅̅ ̅̅ + 𝐈𝟒𝟐. 𝐈𝟒𝟑̅̅ ̅̅ +
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𝐈𝟒𝟒. 𝐈𝟒𝟓̅̅ ̅̅ + 𝐈𝟒𝟔. 𝐈𝟒𝟕̅̅ ̅̅ + 𝐈𝟒𝟖. 𝐈𝟒𝟗̅̅ ̅̅ + 𝐈𝟓𝟎. 𝐈𝟓𝟏̅̅ ̅̅ + 𝐈𝟓𝟐. 𝐈𝟓𝟑̅̅ ̅̅ + 𝐈𝟓𝟒. 𝐈𝟓𝟓̅̅ ̅̅ + 𝐈𝟓𝟔. 𝐈𝟓𝟕̅̅ ̅̅ +
𝐈𝟓𝟖. 𝐈𝟓𝟗̅̅ ̅̅ +  𝐈𝟔𝟎. 𝐈𝟔𝟏̅̅ ̅̅ +  𝐈𝟔𝟐  
 
While a 25 thermometric code are mandatory to make transformation to 5 bits 
binary code, with the additional levels there are (25  +  𝑍) thermometric code 
prose using 6 bits algorithm in order to make conversion. 
5.2.3- MDAC 
The MDAC is the module that compute the residue and the amplification in 
depicted a typical switched capacitor circuit of the MDAC.  
Three cycles are needed to produce the whole conversion: 
 Sample phase (F1) 
 Hold phase (F2)   
 Amplification phase (F3).  
The word produced by the flash during the hold phase (the so-called coarse 
conversion) is used to drive the MDAC during the amplification phase when 
the D to A conversion, the residue computation and amplification take place 
simultaneously 
 
 
Digital to Analog CMOS technology conversion [25]-[27]. In figure  35  is 
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Figure 35: Controllable Switched capacitors circuit of the MDAC with 
switching diagram  
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Sampling phase (F1): 
 
During sampling phase, the input voltage 𝑉𝑖𝑛 is connected to capacitors as 
 
Figure 36: MDAC in sampling phase. 
 
The charge at point X is given by:   𝑄1 = (𝑉𝑖𝑛 − 𝑉𝐶𝑀)(∑ 𝐶𝑖 + 𝐶
𝑓ℎ
𝑖=1 )  (5.7) 
Amplification phase  
 
 
presented in figure 36.  
In the amplification phase figure  37, the charge at X is given by: 
84 
 
 
Figure 37: MDAC in amplification phase. 
 
𝑄2 = (𝑉𝑟𝑒𝑓 − 𝑉𝐶𝑀) (∑ 𝐶𝑖𝑏𝑖
ℎ
𝑖=1
) − 𝑉𝐶𝑀 ∑ 𝐶𝑖
ℎ
𝑖=1
+ (𝑉𝑜𝑢𝑡 − 𝑉𝐶𝑀)𝐶
𝑓   
 
𝑄2 = −𝑉𝐶𝑀(∑ 𝐶𝑖𝑏𝑖
ℎ
𝑖=1  + ∑ 𝐶𝑖
ℎ
𝑖=1 + 𝐶
𝑓)  + 𝑉𝑜𝑢𝑡𝐶
𝑓;                                 (5.8) 
𝑉𝐶𝑀 =
𝑉𝑟𝑒𝑓
2
  ;  
𝑄2 = ( 
𝑉𝑟𝑒𝑓
2
∑ 𝐶𝑖𝑏𝑖
ℎ
𝑖=1 ) − 
𝑉𝑟𝑒𝑓
2
∑ 𝐶𝑖
ℎ
𝑖=1 + (𝑉𝑜𝑢𝑡 −   
𝑉𝑟𝑒𝑓
2
) 𝐶𝑓;                     (5.9) 
Based on charge conservation principle the output of the MDAC at the end of 
the amplification phase is given by: 
𝑄1 = 𝑄2  ;        𝑉𝑜𝑢𝑡 = 𝑉𝑖𝑛 
(∑ 𝐶𝑖+
ℎ
𝑖=1 𝐶
𝑓)
𝐶𝑓
+
𝑉𝑟𝑒𝑓
2
(∑ 𝐶𝑖𝑏𝑖
ℎ
𝑖=1 )
𝐶𝑓
       
𝑽𝒐𝒖𝒕 =
∑ 𝑪𝒊+
𝒉
𝒊=𝟏 𝑪
𝒇
𝑪𝒇
(𝑽𝒊𝒏 +
𝑽𝒓𝒆𝒇
𝟐
∑ 𝑪𝒊𝒃𝒊
𝒉
𝒊=𝟏
∑ 𝑪𝒊+
𝒉
𝒊=𝟏 𝑪
𝒇)                        (5.10) 
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Where 𝒉 = (𝟐𝑴 − 𝟏 + 𝒁) is the number of unit elements depending on the 
actual converter. 
The expressions for the magnitude of the unit elements of the parallel D to A 
converter and for the gain factor can be extract for (5.10): 
 𝒖𝒆[𝒊] =  
𝑪[𝒊]
𝑪𝒇+∑ 𝑪[𝒊]𝒉𝒊=𝟏
                                                                  (5.11) 
 𝒈𝒂𝒊𝒏 =
𝑪𝒇+∑ 𝑪[𝒊]𝒉𝒊
𝑪𝒇
                                                                               (5.12) 
 
The accuracy of the unit elements and of the relative gain are both related to 
the capacitor’s matching of the MDAC. We define the feedback capacitor as             
𝐶𝑓  =  𝑚. 𝐶𝑟𝑒𝑓 and the other capacitors as 𝐶 [𝑖] =  𝑛. 𝐶𝑟𝑒𝑓 , 𝐶𝑟𝑒𝑓 being the unit 
capacitor, in order to rewrite ( 5.11) and ( 5.12) respectively as: 
 
𝑢𝑒[𝑖] =  
𝑛.𝐶𝑟𝑒𝑓
𝑚.𝐶𝑟𝑒𝑓+∑ 𝑛.𝐶𝑟𝑒𝑓
ℎ
𝑖=1
                                                                        (5.13) 
 
𝑔𝑎𝑖𝑛 =
𝑚.𝐶𝑟𝑒𝑓 +∑ 𝑛.𝐶𝑟𝑒𝑓
ℎ
𝑖
𝑚.𝐶𝑟𝑒𝑓 
                                                                           (5.14) 
From the definition of the unit elements given in table 3.1 and from (5.13) we 
can derive the relationship between the magnitude of the feedback capacitor 
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and the magnitudes of the bank of capacitors in CRZ (5.10) and in RSD (5.11) 
converters: 
𝑛
𝑚
|𝐶𝑅𝑍 =
2𝑀−1
2𝑀−1+𝑍
                                                                                                                                      (5.16) 
 
𝑛
𝑚
|𝑅𝑆𝐷 = 1                                                                                               (5.17) 
While for the RSD converter all capacitors must be equal (m=n), the relative 
sizes between Cf and the other capacitors are a function of the number of 
additional levels for CRZ converters. There are two ways to meet the (5.16): 
 
 m-driven design-area matching : choosing m = 1 the capacitors C [i] 
must be equal to: 
𝐶𝑖 = 𝑛. 𝐶𝑓 =
2𝑀 − 1
2𝑀 − 1 + 𝑍
 . 𝐶𝑓 
Notice that since the size of C[i] is inversely proportional to Z while the 
number of unit elements (and then the number of capacitors C[i]) grows with 
Z, this choice implies that the occupation of area and the capacitive loading 
of the OpAmp (i.e. the power consumption) are independent by Z. However, 
the reduction of the size of C[i] with the introduction of additional levels 
makes this solution highly sensitive to mismatch errors (transition magnitude 
and gain errors). 
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 n-driven design- mismatch matching: On the contrary, choosing n = 1, 
the capacitors C[i] are all equal to the unit capacitor while Cf is: 
 
𝐶𝑓 =  𝑚. 𝐶𝑖 =
2𝑀 − 1 + 𝑍
2𝑀 − 1
. 𝐶𝑖  
 
Now both area and power grow with Z but the introduction of additional 
levels effectively reduces the sensitivity of the converter against mismatch 
errors as we will see in section 5.3.2.  
 
5.3- Simulation Results 
In this section we present the results of system level simulations concerning 
the impact of the non-idealities on the considered two-steps A to D 
algorithmic converters. The impairments of the flash A to D converter and of 
the MDAC are related to the matching of the passive components in order to 
find the best sizing for a given resolution. A clear distinction is made between 
CRZ MDAC with m-driven (m=1) and n-driven (n=1) design. 
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5.3.1- Impact of transition position errors 
 
As declaring before, transition position errors are due to the contribution of 
three sources of error:  
Mismatch of the resistors of the reference divider, non-idealities of the 
switches and mismatch of capacitors C. Simulations showed how switches 
impairments as well as the mismatch of capacitors C have negligible effects 
on the output response of the converters, while the matching of the resistors 
simulations concerning the impact of matching impairments among the 
resistors of the reference divider.  
using minimum size transistors while capacitors C are modeled as poly1-
poly2 capacitors with mean magnitude C = 5 [f F] and standard deviation 
𝜎𝐶
𝑐𝑜𝑚𝑝  =  6%.  
The results coming from the behavioral model are here confirmed, but now 
the matching of the resistors of the reference divider is related with their sizes.    
divider for CRZ converters, 𝜎𝑅 being the standard deviation of the single 
resistor. 
strongly influences its effective resolution. Figure  38 shows the results of 
All the switches of the scheme in figure 33 are designed as transmission gates 
figure  39  also shows the estimation of the area needed by the reference 
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5.3.2- Impact of MDAC matching impairments 
 
Mismatches among any of the capacitors Ci and Cf in the scheme of  
behavioral model, when CRZ converters with odd Zs are considered, 
but only the Nfs.  
optimizes the area. The dashed lines on both curves portray the locus of 
the𝜎𝑐𝑎𝑝,   beyond which non-monotonicity errors are experienced. Finally, the 
capacitors for both n-driven and  the second showed for m-driven design in 
the [𝜎𝑐𝑎𝑝, Z] plane (notice that they differ for two order of magnitude). 
 
 
 
 
figure 34 result in transition magnitude and gain errors. As derived from the 
transition  magnitude errors do not affect the ENOB as showed in figure  40, 
Figure  40  show the results of simulations for CRZ converters affected by 
capacitors mismatch issues. Two different solutions have been considered: the 
upper picture in figure  40 optimizes the matching while the second one 
upper picture  in figure  41 show the estimated occupation of area for the 
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Figure 38: Impact of resistor’s mismatch on CRZ converters. 
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Figure 39: Estimated area needed by the resistors of the reference divider, 
as a function of the error 𝝈𝑹 . 
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Figure 40: Impact of capacitors mismatch at ENOB on CRZ converters. 
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Figure 41: Impact of capacitor mismatch at ENOB on CRZ converters. 
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Figure 42: Estimation of the area needed by the bank of capacitors for CRZ. 
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5.4- Comparison between CRZ and RSD converters 
As discussed in section 3.7, the RSD and the CRZ converter with                      
𝑍 = 2𝑀  − 1 =  31 are characterized by the same occupation of area and by 
the same sensitivity against transition position errors. On the contrary, 
mismatches among any of the capacitors of the MDAC provide a different 
impact on the output response of CRZ and RSD converters. As derived from 
the behavioral model, converters affected by transition magnitude errors differ 
for the Nfs but not for the ENOB. In particular, simulations from the circuital 
model showed that the RSD and the equivalent CRZ converter with n-driven 
design show the same sensitivity against impairments derived from capacitors 
to minimize the area, shows a larger sensitivity against the same errors. 
against the error 𝜎𝑐𝑎𝑝. 
 
mismatch issues ( see figure  43), while the m-driven design, although allows 
Finally, figure  44  shows the estimated area needed by the bank of capacitors 
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Figure 43: Comparison of the Nfs for two-step RSD and CRZ (Z=31) 
converters for both n-driven and m-driven designs. 
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Figure 44: Comparison of the area for two-step RSD and CRZ (Z=31) 
converters for both n-driven and m-driven designs .  
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6- Cadence Design  
Introduction  
The Cadence Spectre circuit simulation platform, built on an advanced   
infrastructure, combines industry-leading simulation engines to deliver a 
complete design and verification solution. It meets the changing simulation 
needs of designers by preserving design intent as they progress through the 
design cycle—from architectural exploration, to analog and RF block-level 
development with flexible and reliable abstraction, to final analog and mixed-
signal full-chip verification for increased productivity and throughput. 
This chapter presented the cadence schematics design of different circuit 
presented in previous chapter also a complete simulation circuit test is 
presented in order to simulate the hole design.  
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6.1- Flash resistances chain    
A resistor in integrated technology is made of a thin strip of resistive layer. 
The total resistor R is defined  𝑅 = 2𝑅𝑐𝑜𝑛𝑡 +
𝐿
𝑊
𝑅 . Where  𝑅𝑐𝑜𝑛𝑡  is a 
localized resistance describing the endings and metal connection contacts, and  
𝑅 is the sheet resistor.  
Design a modifiable chain propose using configurable switches allow the 
controlling of peripheral resistors XR as well as the length of series resistors 
to generate the adequate references values for each additional level of 
redundancy Z as presented in the fig.44. Buffers are used between flash 
references and comparators.   
The resistors matching defined by 𝜎(∆𝑅)  =  
𝐴_𝑅
√𝑊.𝐿 
 , 𝐴_𝑅 =  6.5 %  for 
RPOLYH using  AMS technology    
 
 
 
100 
 
 
Figure 45: Conventional Restoring analog to digital with Z added levels of 
redundancy (CRZ). 
6.2- Flash converter comparator   
The design of flash comparators as we introduced in section 5.2.1 is presented 
through latches. 
in figure  46. Two cycles are necessary to performing the thermometric code 
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Figure 46: Flash Comparator with Latch. 
6.3- MDAC   
As mentioned before MDAC is the module that compute the residue and the 
given value of Z, and two stages amplifier where the output is the amplified 
residue of the previous stage  that will consist the input of the next stage. 
 
MDAC consisted of modifiable bank of capacitor figure  48  depending in the 
amplification in Digital to Analog. Figure  47  show the mains blocks of 
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Figure 47: MDAC schematic. 
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Figure 48: Bank Capacitor schematic. 
 6.4- Control block    
Generating different signals of control and coordinate different phase of A/D 
conversion process is mainly accomplished by a Verilog control unit block, 
based at  clock signal , reset , and start as input signal of this block as showed 
 
Figure 49.  
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Figure 49: Control unit of 2-steps A/D. 
6.5- Simulation Results  
two steps A/D converter. Where also presented the different previous 
schematics in addition a Verilog block that control the additional levels of 
redundancy , an ideal Analog to digital converter in order to make a 
comparison of the produced results with the ideal one and a biasing block that 
generate the different biasing currents in the hole circuit.  
Figure 50  is the schematic view for the test bench circuit used to simulate the 
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Figure 50: Test bench circuit schematic. 
The simulation of such circuit produced a different output signals with 
corresponding of the different stages of conversion.  
The output of the control unit introduced in previous paragraph is presented 
different parts of the converter.  
for flash converter CRZ here Z=0 and Z=15 respectively. 
The most import output is the digital output of the encoder that corresponding 
held voltage 
 
in figure  51  where   different control signals are generated controlling 
While figure  52  and  figure  53  is just showing the different reference levels 
to the entrance input held. Figure  54 and figure  55  are the digital output of 
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Figure 51:  Signals control of control unit. 
 
 
Figure 52:  Flash references for Z=0. 
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Figure 53:  Flash references for Z=15. 
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Figure 54:  Digital output for V=1v, Z=15. 
 
 
Figure 55: Digital output for V=1v, Z=31. 
 
 
 
109 
 
6.6- Conclusion and Results Discussion 
 
In this thesis, designing of circuit-modified structure is successfully applied 
to different part of analog to digital structure by making allow the user control 
the modification by just choosing the value of the additional levels Z the 
circuit automatically modified allow us testing a different predefined value of 
Z as showing figures 50-54.  
The equivalent analog part for digital is approximately equal to V=1 volt with 
an error <<
𝑉𝑙𝑠𝑏
2𝑁+2
 . The arbitrary digital code depending on Z levels , that 
propose to utilize a digital correction methodology in order to generate a 
unique digital output whatever the additional level of redundancy used.   
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CHAPITER 7: CONCLUSIONS OF FUTURE WORK 
This is a continuous work of previous of thesis, which mainly focus on the 
study of CRZ and RSD, and design a CMOS circuit based on RSD 
redundancy. We reproducing all previous results in this thesis, in addition, we 
study of the two different design of a high-level approach to assess how the 
introduction of redundancy in the output code can improve the effective 
resolution of two-step converters. Investigating the impact of several sources 
of errors on CRZ converters, which were derived from the conventional CR 
converter with the introduction of Z additional decision levels, as well as on 
the RSD converter, used earlier only in cyclic algorithm converters.  
 
Two levels of abstraction are modeled each converters. First, a behavioural is 
used to identify the effect of transition position, transition magnitude, and gain 
errors on the effective resolution of the converters, in terms of ENOB and Nfs. 
Simulations on the behavioral model showed that transition position errors are 
corrected automatically during the fine conversion, referred to the redundancy 
in the output code, while the impact of transition magnitude errors on the 
ENOB can be reduced using an odd number of additional levels. Redundancy 
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has a weaker impact on the gain error, which must be kept under control when 
large number of cycles are contemplated.  
A circuital model of the converters was introduced to find the optimum sizing 
of passive components meeting a given resolution at an early design stage. 
Here non-idealites are related to mismatch impairments of passive 
components, using the technological parameters from the AMS035 
technology.  
The results coming from the behavioural model have been confirmed by 
simulations on the circuital model, which also allow to estimate the area 
needed by the passive components. The impact of transition position errors 
can be reduced in the CRZ domain by increasing the number of additional 
levels, but this occurs at the expense of area and power consumption. The 
same circuitry for the MDAC has been considered for both classes of 
converters, investigating the impact of the capacitor’s mismatch. We proposed 
two solutions for the design of the MDAC in the CRZ domain, showing how 
the m-driven design allows to reduce area and power consumption but at the 
expenses of a larger sensitivity against these errors. The sensitivity of the RSD 
converter is comparable with the one shown by the n-driven CRZ31 converter, 
but the latter needs more power and surface. 
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The cadence designed of the circuit-modified structure is successfully applied 
to different part of analog to digital structure by making allow the user control 
the modification by just choosing the value of the additional levels Z the 
circuit automatically modified allow us testing a different predefined value of 
Z as showing previously. In other hand the circuit still suffer from the error 
that  come from the fact the Vlsb is depend of the number of additional levels 
Z that lead to produce arbitrary digital code and propose to utilize a digital 
correction methodology in order to generate a unique digital output whatever 
the additional level of redundancy used. 
Now we work to design an adjustable silicon circuit that can able to producing 
both RSD and CRZ with more than Z levels, and let the user to choose 
depending on application and number of bits, resolution and redundancy of 
the converter. 
 
 
  
113 
 
REFERENCES 
[1]. Guerber, J., Gande, M. , Un-Ku Moon, ‘The Analysis and 
Application of Redundant Multistage ADC Resolution Improvements 
through PDF Residue Shaping’, IEEE journal of solid-state circuits, vol. 
59, no.8 Aug. 2012. 
 
[2]. P. Jespers, intergtreted converters D to A and A to D Architectures, 
Analyse and Simulation, oxford 2001. 
 
[3]. Amir Zjajo, “Design and debugging of Multi-step analog to digital 
conveter”, thesis, Copyright © 2010 by Amir Zjajo.  
 
[4]. D. W. Cline and P. R. Gray, “A power optimized 13-b 5-
Msamples/s pipelined analog-to-digital converter in 1.2-m CMOS,” IEEE 
J. SolidState Circuits, vol. 31, no. 3, pp. 294–303, Mar. 1996.  
 
[5]. S. H. Lewis, “Optimizing the stage resolution in pipelined, 
multistage, analog-to-digital converters for video-rate applications,” IEEE 
114 
 
Trans. Circuits Syst. II, Anlaog Digit. Signal Process., vol. 39, no. 8, pp. 
516–523, Aug. 1992. 
 
[6]. IEEE Std 1241-2000, “IEEE Standard for Terminology and Test 
Methods for Analog-To-Digital Converters”, 2001. 
 
[7]. D. Cartina,” Characterization and Digital Correction of Multi-Stage 
Analog-to-Digital Converters”, thesis, Copyright © 1997 by Dragos 
Cartina.  
 
[8]. S. Lewis, H. Fetterman, G. J. Gross, R. Ramachandran, and 
T.Viswanathan, “A 10-b 20-Msample/s analog-to-digital converter,” IEEE 
J. Solid-State Circuits, vol. 27, no. 3, pp. 351–358, Mar. 1992. 
 
[9]. Amir Zjajo, Manuel J. Barragan, and Jose Pineda de Gyvez, 
“Digital Adaptive Calibration of Multi-Step Analog to Digital 
Converters,” Journal of Low Power Electronics Vol. 8, 1–15, 2012. 
 
115 
 
[10]. B. Ginetti, P. Jespers, “A CMOS 13-b cyclic RSD A/D converter”, 
IEEE journal of solid-state circuits, vol. 27, no.7 July 1992. 
 
[11]. D. Macq and P. Jespers, “A 10-bit pipelined switched-current A/D 
converter,” IEEE J. Solid-State Circuits, vol. 29, no. 8, pp. 967–971, 
Aug.1994. 
 
[12]. C. Shih, “Precision analog to digital and digital to analog 
conversion using reference recirculating algorithmic architectures,” Ph.D. 
dissertation, Univ. Calif., Berkeley, Dec. 1981. 
 
[13]. Viswanathan, “A 10-b 20-Msample/s analog-to-digital 
converter,”IEEE J. Solid-State Circuits, vol. 27, no. 3, pp. 351–358, Mar. 
1992. 
 
[14]. G. N.ANGOTZI, M. BARBARO, “Conception, Analysis, Design 
and Realization of a Smart Vision Sensor and its Analog Building 
Blocks.”, Thesis for the attainment of the Ph.D. in Electrical Engineering 
and Computer Science, 2008. 
116 
 
 
[15]. Youssef H. Atris, Larry D. Paarmann, “Hybrid RSD-Cyclic-Sigma-
Delta Analog-to-Digital Converter Architecture”. S. Lewis, H. Fetterman, 
G. J. Gross, R. Ramachandran, and T. 
 
[16]. B. Catteau, B. De Vuyst, P. Rombouts and L. Weyten, “A 14-bit 
250MS/s Digital to Analog Converter with binary weighted Redundant 
Signed Digit coding”, ©2010 IEEE. 
 
[17]. G. N. Angotzi, M. Barbaro, and P. G. Jespers. “Modeling, 
evaluation and comparison of CRZ and RSD redundant architectures for 
two-step A/D converters”,IEEE transaction on circuits and systems 1, vol. 
5, no. 20, March 2008. 
 
[18]. Edward Liu, Georges Gielen, Henry Chang, Alberto L. 
Sangiovanni-Vincentelli, and Paul R. Gray “Behavioral Modeling and 
Simulation of Data Converters”, IEEE, 1992. 
 
117 
 
[19]. T. Shih, L. Der, S. Lewis, and P. Hurst, “A fully differential 
comparator using a switched-capacitor differencing circuit with common-
mode rejection,” IEEE. J. Solid-State Circuits, vol. 32, no. 2, pp. 250 – 
253, Feb. 1997. 
 
[20]. A.Puppala, “Design of a Low Power Cyclic/Algorithmic Analog-
to-Digital Converter in a 130nm CMOS Process”, Master Thesis in 
Electronics Systems at Linköping Institute of Technology, 2012.  
 
[21]. Behad RAZZI, “Principles of data conversion system design”, © 
1995 by AT&T. 
 
[22]. Texas Instruments “High-Speed, Analog-to-Digital Converter 
Basics”Appliction Repport     SLAA510–January 2011. 
 
[23]. Dinesh Babu Rajendran, “Design of Pipelined Analog-to-Digital 
Converter with Technique in 65 nm CMOS Technology”, LiTH-ISY-EX-
-11/4489—SE, Linköping 2011. 
 
118 
 
[24]. J. Goes, J. Vital, and J. Franca, “A CMOS 4-bit MDAC with self-
calibrated 14-bit linearity for high-resolution pipelined A/D converters,” 
in Proc. IEEE 1996 Custom Integr. Circuits Conf., May 5–8, 1996, pp. 
105–108. 
 
[25]. L. Sumanen, M.Waltari, T. Korhonen, and K. Halonen, “A digital 
selfcalibration method for pipeline A/D converters,” in Proc. IEEE Int. 
Symp. Circuits Syst., Phoenix, AZ, May 26–29, 2002, vol. 2, no. 4, pp. 
792–795. 
 
[26]. B.S. Song, S.H. Lee, and M. Tompsett, “A 10-b 15-MHz CMOS 
recycling two-step A/D converter,” IEEE J. Solid-State Circuits, vol. 25, 
no. 6, pp. 1328–1338, Dec. 1990. 
 
[27]. R. Jacob Baker, “CMOS Circuit Design, Layout, and Simulation”, 
Copyright © 2010 by the Institute of Electrical and Electronics Engineers, 
Inc. 
 
119 
 
Appendix: Publication of the PhD Student 
 
1. A. El-Rachini, H. Chible, G.Nicola, M. Barbaro, L. Raffo; Behavioural 
Models for Analog to Digital Conversion Multi-steps Architectures; 
International Journal of Science and Technology (ARPN), (ISSN: 2225-
7217 (Online)), Volume 4, Number 8, 2014, pp. 447-454. Available on line: 
http://www.ejournalofscience.org/Download_Aug14_pdf_3.php. 
 
2. Ali El-RACHINI, Hussein CHIBLÉ, Massimo Barabaro, Luigi 
Raffo. High-Resolution and High-Speed Analog to Digital Converters, 
Book of Abstracts of the LAAS 18th Int. Science Meeting: New Discoveries 
in Science, National Council for Scientific Research & the Lebanese 
Association for the Advancement of Science, NDU University, Zouk 
Mosbeh, Lebanon, March 22-24, 2012, pp. 101. 
 
3. Ali El-RACHINI, Hussein CHIBLÉ, Luigi Raffo, Massimo 
Barabaro. Multistage Analog To Digital Converter, Book of Abstracts of 
the 2nd Forum Doctoral – Ecole Doctoral des Sciences et des Technologies 
“EDST” – Lebanese Univeristy, June 19-20, 2012, pp. 41. 
4. Ali El-RACHINI, Hussein CHIBLÉ, Massimo Barabaro, Luigi 
Raffo. Behavioral Model & Simulator of Multistage Analog To Digital 
120 
 
Converter, Book of Abstracts of the 3rd Forum Doctoral – Ecole Doctoral 
des Sciences et des Technologies “EDST” – Lebanese University, June 25-
26, 2013, pp. 40. 
5. Ali El-RACHINI, Hussein CHIBLÉ, G. NicolaMassimo Barabaro, 
Luigi Raffo. Behavioural models for analog to digital conversion 
architectures for deep submicron technology nodes, IEEE ICM 2013 – 
Beirut LEBANON, December  25-26, 2013, pp 299-302. 
6. Ali El-RACHINI, Hussein CHIBLÉ, Massimo Barabaro, Luigi 
Raffo. User adjustable conventional restoring Analog to Digital converter 
with Z added levels (CRZ) of redundancy; 20th LAAS International Science 
Conference “Advanced Research for Better Tomorrow”; 27-29 March 
2014; Hadath, Lebanon; pp: 195-196. 
7. Ali El-RACHINI, Hussein CHIBLÉ, Massimo Barabaro, Luigi 
Raffo . Circuit Design & Simulation Results for Redundancy CRZ A/D 
Converter; 21th LAAS International Science Conference “Horizon 2020”; 
15-17 April 2015; USJ, Lebanon; pp: 238-239. 
  
121 
 
Index 
A 
A/D converters, 20, 41, 120, 122 
ADCs, 5, 6, 7, 15, 16, 17, 19, 20, 23, 24, 39, 40, 41, 
43, 48 
AMS technology, 22, 75, 78 
analog-to-digital, 5, 15, 27, 38, 42, 117, 118, 119 
C 
CMOS, I, 13, 21, 75, 84, 117, 119, 121, 122 
comparators, 5, 17, 43, 44, 45, 49, 55, 57, 79, 103, 104 
Conversion speed, 27 
Conversion Speed, 27 
CR converters, 8, 50 
CRZ, 6, 8, 9, 10, 11, 12, 20, 21, 22, 43, 49, 50, 55, 57, 
58, 59, 62, 65, 71, 74, 77, 88, 89, 90, 91, 92, 93, 95, 
97, 98, 99, 100, 101, 104, 109, 114, 115, 116, 120, 
124 
D 
DACs, 15, 24 
differential nonlinearity, 25 
digital circuits, 13, 14, 15 
digital signal processing, 13, 41 
DNL, 25, 30, 31, 32, 33 
Dynamic Performance Metrics, 8, 33 
E 
Effective Number of Bits, 37 
Effective resolution, 38 
ENOB, 10, 33, 37, 38, 39, 62, 65, 71, 72, 73, 75, 91, 95, 
97, 99, 114 
F 
Figure of Merit, 8, 39 
flash and sigma-delta, 17 
FOM, 8, 39 
Full-Scale Error, 28 
G 
gain error, 10, 26, 48, 60, 65, 74, 114 
Gain Error, 29, 65 
I 
INL, 25, 31, 32, 33 
Input Signal Swing, 27 
integral nonlinearity, 25 
integrated circuits, 13, 20 
L 
levels of redundancy, 7, 20, 104, 108 
LSB, 23, 24, 29, 30, 32, 42, 45 
M 
MSB, 23, 24, 42, 45 
multi-stage, 20, 21, 42, 59 
multi-step ADC, 45 
N 
N bits, 5, 23, 24, 37, 77 
Nfs, 10, 38, 62, 66, 71, 72, 73, 75, 91, 99, 100, 114 
nonmontonic errors, 25 
O 
Offset, 28, 48 
Offset Error, 28 
P 
pipeline architecture, 17 
power dissipation, 6, 28, 45 
Power Dissipation, 28 
R 
Redundancy and Digital Correction, 8, 48 
Redundant Signed Digit, 21, 55, 120 
Resolution, 10, 17, 26, 117, 123 
RSD, 8, 9, 10, 11, 12, 20, 21, 22, 43, 49, 55, 56, 57, 
58, 59, 71, 88, 89, 99, 100, 101, 114, 115, 116, 
119, 120 
S 
SFDR, 33, 35 
Signal-to-Noise Ratio, 33 
122 
 
Signal-to-Noise-and-Distortion Ratio, 34 
SNDR, 34, 35 
SNR, 33, 34, 35, 38, 59, 62 
Spurious Free Dynamic Range, 10, 35, 37 
T 
THD, 35, 36 
Total Harmonic Distortion, 36 
Transition position errors, 48 
W 
wireless, 17, 18 
wireline, 17 
Z 
Z additional levels, 8, 20, 50, 74, 82 
Z-additional, 6, 7, 21 
 
 
